RISC-V is an alternative microprocessor technology to x86 and ARM, with its instruction set architecture (ISA) being open rather than closed. This video explains what RISC-V is all about, including its origins, key market players, hardware, applications, intellectual property (IP), and the likely role of global politics and international trade barriers in determining RISC-V’s success.
Note that I have posted a “RISC-V 2023 Update“ video here:
My previous review of the VisionFive RISC-V SBC that can run a Linux OS is here:
And my review of the Nezha RISC-V SBC that can also run a Linux OS is here:
REFERENCES
Specific sources included in the video are as follows:
RISC-V International:
The first RISC-V Instruction Set Manual (from 2011):
0 views
4604
1488
1 year ago 00:17:51 0
RISC-V 2023 Update: From Embedded Computing to Data Center & Desktop
1 year ago 00:14:24 1
Explaining RISC-V: An x86 & ARM Alternative
1 year ago 00:15:12 0
From blink to DIY Mini Game - Charlieplexing explained
1 year ago 00:16:04 1
VisionFive RISC-V Linux SBC
1 year ago 00:13:58 0
Nezha RISC-V Linux SBC
1 year ago 00:18:57 9
VisionFive 2: RISC-V Quad Core Low Cost SBC
1 year ago 00:20:38 0
Arm vs x86 - Key Differences Explained
2 years ago 00:15:47 0
RISC-V Video Editing & 500th Episode
2 years ago 00:13:32 0
(1063) Dr. Ian Cutress Explains The Hype Around RISC-V - YouTube
3 years ago 00:09:15 6
The Coming RISC-V Revolution
4 years ago 00:23:53 0
The Future of RISC-V Heterogeneous Embedded Virtualization Architectu... Sandro Pinto & José Martins
4 years ago 00:23:24 0
Accelerating AI and non-AI Workloads with 1000+ Energy-Efficient RISC-V Cores on a Sing... Art Swift
4 years ago 00:23:29 0
Sail Specification for RISC-V P-Extension - Bow-Yaw Wang & Jenq-Kuen Lee
4 years ago 00:24:28 1
Exploring the Zce Code-size Reduction ISA Extension - Tariq Kurd, Huawei UK
4 years ago 00:27:50 0
Esperanto’s Custom RISC-V ISA Extensions for Energy-Efficient Machine Learning Applic... Jayesh Iyer
4 years ago 00:04:58 0
RISC-V RV32I S-Type | Maven Silicon
4 years ago 00:19:39 0
OVI: The Open Vector Interface - Roger Espasa & Alberto Moreno, SemiDynamics
4 years ago 00:25:07 1
Embedded Insiders Open Up on RISC-V Summit, MIPI Debug & Trace Specs
4 years ago 00:41:46 0
Linux on RISC-V with Open Source Hardware (OSSummit Japan 2020)
4 years ago 00:13:20 0
Intel is shopping for RISC-V tech - $2 billion offer made for SiFive